

DIGITALLY CALIBRATED NARROWBAND FILTER

WITH ANALOG CHANNEL COMPENSATION

Field of the Invention

5 The present invention relates to a method and/or
architecture for implementing an isolation filter generally and,
more particularly, to a method and/or architecture for digitally
calibrated narrowband filters with analog channel compensation.

10 Background of the Invention

15 Conventional communication systems often require a form
of channel selection (or isolation filtering) in the receiver
signal path. For example, in a television system, a single desired
channel must be accurately selected from potentially hundreds of
channels. Likewise, in a cellular receiver, the handset must first
isolate and filter out signals from other systems such as pagers or
incompatible competing voice services. Such isolation of signals
mitigates the effect of blocking/desensitizing out-of-band signals
and aids in maximizing overall receiver performance.

Such conventional filters typically are implemented with discrete, high-performance external components (e.g., surface acoustic wave or ceramic filters), owing to the need for accurate filter response and center frequency, as well as stability over time and temperature. However, such precision external components can be large and expensive. US Patent 5,822,687 and US Patent 4,685,150 disclose methods for accomplishing electronic filter tuning.

It may be desirable to implement inexpensive, low-tolerance external components coupled with highly integrated silicon processing to compensate for channel equalization, process variation, inaccuracies and drift.

Summary of the Invention

The present invention concerns an apparatus comprising a first circuit, a second circuit and a third circuit. The first circuit may be configured to filter an analog input signal in an analog domain in response to one or more control signals. The second circuit may be configured to convert the analog input signal to a digital signal. The third circuit may be configured to generate the control signals in response to the digital signal.

01-319
1496.00134

The third circuit may also be configured to control skewing of the analog input signal within the first circuit to partially compensate for frequency dependent effects associated with a transmission medium.

5 The objects, features and advantages of the present invention include providing a method and/or architecture for digitally calibrated narrowband filters with analog channel compensation that may (i) skew the filter in a controlled fashion (via a calibration process), (ii) partially or completely
10 compensate for frequency-dependent effects associated with the transmission medium, (iii) compensate for any process variation and/or (iv) compensate for channel equalization.

Brief Description of the Drawings

15 These and other objects, features and advantages of the present invention will be apparent from the following detailed description and the appended claims and drawings in which:

FIG. 1 is a block diagram of a preferred embodiment of the present invention;

20 FIG. 2 is a block diagram of a filter of FIG. 1 along with a calibration circuit;

FIG. 3 is a detailed block diagram of a filter of
FIGS. 1 and 2;

FIG. 4 is a schematic of a typical tunable capacitor
circuit using a varactor;

5 FIG. 5 is a schematic of a digitally switched tunable
capacitor array of the present invention;

FIG. 6 is a flow diagram illustrating a first calibration
operation of the present invention; and

10 FIG. 7 is a flow diagram illustrating a second
calibration operation of the present invention.

Detailed Description of the Preferred Embodiments

15 Referring to FIG. 1, a block diagram of a circuit (or
system) 100 is shown in accordance with a preferred embodiment of
the present invention. The circuit 100 may implement a
digitally-calibrated narrowband filter with analog channel
compensation. The circuit 100 may illustrate an exemplary
implementation of the present invention.

20 The circuit 100 generally comprises a buffer 102, a mixer
104, a filter 106, a mixer 108, a conversion circuit 110, an
equalizer circuit 112 and a processing block 114. In one example,

01-319
1496.00134

the filter 106 may be implemented as a tuned filter. In another example, the filter 106 may be implemented as a digitally-calibrated narrowband filter with analog channel compensation. The conversion circuit 110 may be implemented as an analog to digital conversion circuit. The equalizer circuit 112 may be implemented as an adaptive finite-impulse response (FIR) equalizer circuit. The processing circuit 114 may be implemented as a digital signal processing (DSP) block. The DSP block (or circuit) 114 may be implemented to optimize channel response. The DSP block 114 may be configured to offset the filter 106 to maximize SNR in the signal. For example, the DSP block 114 may be configured to adapt tuning code of the tuned filter 106 and the digital filter 112 to optimize channel response. The DSP circuit 114 may control the filter 106.

By deliberately skewing the filter 106 in a controlled fashion (e.g., via calibration) from the DSP 114, the circuit 100 may partially compensate for frequency-dependent effects associated with the transmission medium (e.g., coax, fiber, etc.). The transmission medium for communication systems is generally flawed. In particular, the medium typically attenuates the signal and introduces frequency-dependent effects such as dispersion. Using conventional approaches, such effects are typically compensated for

01-319
1496.00134

in the digital domain, using extremely complex finite-impulse response adaptive equalizers. By placing all of the equalization burden in the digital domain, the required dynamic range in the analog-to-digital converter 110 is increased. Purely digital processing also requires potentially hundreds of taps in the FIR equalizer 112. With the present invention, the digital signal processor 114 may control filter tuning of the tuned filter 106, providing partial adaptation to the channel 112 in the analog domain, potentially minimizing the precision needed in the analog-to-digital converter 110. The partial analog processing may also reduce the number of taps needed in the subsequent digital FIR 112.

Referring to FIG. 2, a block diagram of a calibration circuit 120 is shown. The calibration circuit 120 may be configured to calibrate the filter 106. The circuit 120 generally comprises a block (or circuit) 122, a block (or circuit) 124, a block (or circuit) 126, a block (or circuit) 128 and the filter 106. The circuit 122 may be a current source configured to inject a reference current into the filter 106. The circuit 122 may be implemented as a hi-z feed via an open collector. The reference current may be a sine wave at an appropriate frequency, which may

01-319
1496.00134

be a center frequency of the filter 106. The filter 106 is shown comprising one or more inductors and one or more programmable (or variable) capacitors (to be described in more detail in connection with FIG. 3). The circuit 124 may be implemented as a rectifier circuit. The circuit 126 may be implemented as a calibration analog-to-digital converter (ADC) circuit. The ADC 110 and the ADC 126 may be independently implemented. The calibration DSP 128 may provide a sweep over all code words to determine a center frequency. The circuit 128 may be implemented as a calibration DSP circuit configured to calibrate the filter 106. Furthermore, the DSP 128 may be configured to control the filter 106 and determine a center frequency and skew. The DSP 114 and the DSP 128 may or may not be independently implemented. However, the DSP 114 may be configured to measure SNR and skew the filter 106 to maximize SNR based on the signal, while the calibration DSP 128 may be configured to perform a first phase of calibration (as shown in FIG. 6). The calibration DSP 128 does not generally measure SNR but may attempt to center the filter 106 using a calibrated sine wave.

Referring to FIG. 3, a more detailed diagram of the filter 106 is shown comprising an inductor L1, an inductor L2, a

01-319
1496.00134

tuned capacitor Ctuned1 and a tuned capacitor Ctuned2. By tuning the capacitor Ctuned1 and Ctuned2, the filter 106 provides the desired filtering effect.

Referring to FIG. 4, a typical tunable/programmable

5 calibration circuit 150 is shown. The circuit 150 generally comprises a varactor diode 152 and a digital-to-analog (DAC) converter 154. A digital output (e.g., DIGITAL_WORD) of a calibration engine may be fed into the DAC 154. The DAC 154 may be configured to drive one (or more) varactors 154 to control the
10 filter response. In general, high quality varactors with wide tuning ranges are difficult to integrate in silicon, since such varactors require high voltages (e.g., voltage > 3V). Varactors may be subject to drift over temperature and time. The varactor calibration scheme 150 may be undesirable, since varactors may (i)
15 need a large supply voltage to achieve tuning range, which may limit silicon integrability and (ii) be significantly altered by temperature and process drift.

Referring to FIG. 5, a switched capacitor array calibration scheme 160 is shown. The calibration scheme 160
20 generally comprises a capacitor (e.g., C), a capacitor (e.g., 2C), a capacitor (e.g., 4C), a capacitor (e.g., 8C) and a number of

01-319
1496.00134

switches 162a-162n. The capacitors are shown implemented in a binary weighted manner. However, other weighting schemes (e.g., linear weighted, etc.) may be implemented accordingly to meet the design criteria of a particular implementation. Since the temperature drift of the capacitors may be negligible, a wide tuning range may be achieved by increasing the number of capacitors and switches in the array.

The circuit 160 may implement capacitors that may be switched. The switchable capacitors may reduce temperature dependence and process sensitivity. Such a configuration may also increase a tuning range of the filter 106. Additionally, since the circuit 160 may be controlled by digital switches, the circuit 160 may be easily integrated to silicon.

Referring to FIG. 6, a process (or method) 200 for implementing a precise tuning operation of the present invention is shown. The process 200 may be configured to perform a first phase of calibration. The process 200 may be configured to center the filter 106. The process 200 generally comprises a state 202, a state 204, a state 206, a state 208, a decision state 210, a state 212 and a state 214. In the state 202, the digitally-switched capacitor array 204 may be initially programmed to minimum

01-319
1496.00134

capacitance value. In the state 204, a single fixed-frequency RF sinusoidal test signal may be injected into the filter 106 at the filter input. In the state 206, the rectifier circuit 124, coupled to the A/D converter 126 may directly measure amplitude of the post-filter signal. The output of the ADC 126 may be recorded at the state 208. In the state 210, the measurement (e.g., signal injection, rectification, and A/D conversion) may be done multiple times. The state 212 may average the results from the state 210 to minimize the impact of thermal noise. The state 214 may step the capacitor array to the next value. The process is repeated as needed.

Referring to FIG. 7, a process (or method) 250 illustrating an operation of the present invention is shown. The process 250 may be configured as a second phase of calibration. The process 250 may be configured to skew the filter 106 to compensate for the channel. The process 250 generally comprises a state 252, a state 254, a state 256 and a state 258. All codes for the capacitor are scanned and recoded in memory in this fashion. After all codes for the capacitor have been measured, the largest value is selected. Due to parasitics and package effects, multiple peaks may be present, so a simple peak detection may not be

01-319
1496.00134

practical to implement. In the case of multiple peaks that are close in value, a heuristic method dependent on process and filter topology must be used to select the "peak" value.

In particular, in the state 252, the smallest capacitor

5 code with the largest measured output amplitude is chosen. This will maximize the impedance of the shunt-resonant filter. Given this "center" code, in the state 254 the baseband DSP then measures the resulting channel profile either by a bit-error-rate measurement, or by observing the convergence behavior of the
10 adaptive channel equalizer. In the state 256, the DSP engine 114 may then shift the tuning code up or down (usually no more than several LSBs) to improve the channel response. In the state 258, the measure of improvement is usually done empirically. The DSP 114 can quickly scan 2-3 LSBs on either side of the reported center
15 code. The required computation may precalculate the exact filter code shift. However, such computation, in certain cases, may actually take more time than to simply measure all possible codes. Therefore, the present invention may either precalculate the filter code or measure all possible codes.

20 The function performed by the flow diagrams of FIGS. 6 and 7 may be implemented using a conventional general purpose

01-319
1496.00134

digital computer programmed according to the teachings of the present specification, as will be apparent to those skilled in the relevant art(s). Appropriate software coding can readily be prepared by skilled programmers based on the teachings of the present disclosure, as will also be apparent to those skilled in the relevant art(s).

The present invention may also be implemented by the preparation of ASICs, FPGAs, or by interconnecting an appropriate network of conventional component circuits, as is described herein, modifications of which will be readily apparent to those skilled in the art(s).

The present invention thus may also include a computer product which may be a storage medium including instructions which can be used to program a computer to perform a process in accordance with the present invention. The storage medium can include, but is not limited to, any type of disk including floppy disk, optical disk, CD-ROM, and magneto-optical disks, ROMs, RAMs, EPROMs, EEPROMs, Flash memory, magnetic or optical cards, or any type of media suitable for storing electronic instructions.

While the invention has been particularly shown and described with reference to the preferred embodiments thereof, it

01-319

1496.00134

will be understood by those skilled in the art that various changes in form and details may be made without departing from the spirit and scope of the invention.